In this work, a physical Schottky barrier diode model is presented. The model is based on physical parameters such as anode area, Ohmic contact area, doping profile from epitaxial (EPI) and substrate (SUB) layers, layer thicknesses, barrier height, specific contact resistance, and device temperature. The effects of barrier height lowering, nonlinear resistance from the EPI layer, and hot electron noise are all included for accurate characterization of the Schottky diode. To verify the diode model, measured I-V and C-V characteristics are compared with the simulation results. Due to the lack of measurement data for noise behaviors, simulated noise temperature is compared with the experimental data found from the open literature. Index Terms -Schottky barrier diode, physical based model, barrier height lowering, hot-electron noise.
I. INTRODUCTION
Recent advances in monolithic integrated membrane technology are making Schottky diode based mixer and multiplier circuits ever more attractive [1] . Competitive mixers use Superconductor-Insulator-Superconductor tunnel junctions operating up to 1 THz and Hot Electron Bolometers operating from 1 to 7 THz. However, both types of mixers must operate at temperature below 4 K if sensitivity is stressed [2] . For commercial applications where cryogenic operation is not possible due to elevated sizes and costs, Schottky diode based technology operating at room temperature is a good candidate. This work is a part of an effort to establish an accurate circuit model of a Schottky diode based on its physical parameters. The advantage of using a physical diode model is that the non-ideal features such as electron velocity saturation due to high electric field, barrier height lowering due to image force, and excessive noise due to hot-electrons can be included. Furthermore, with a physical device model, circuit designers can see the influence on the circuit performance due to the different fabrication parameters for example anode area, doping profile, and layer thickness. Those parameters are often used to optimize the Schottky diode characteristics for some specific applications such as mixers or multipliers [3] . Fig. 1 shows a cross-sectional view of a planar Schottky-barrier diode. The metal-semiconductor contact is formed on top of a lightly doped EPI layer. A highly doped SUB layer with low resistance is used to form the Ohmic contact. Modulation on depletion region plays a key role for mixer and multiplier operations. Corresponding to its vertical structure, Fig. 1 also shows an equivalent circuit model of the diode. It includes two parts: 1) a junction which is represented by a parallel network with nonlinear conductance and capacitance 2) series impedance which represents the contributions from the un-depleted EPI layer, SUB layer, and Ohmic contact. The current transport mechanism of the physical based model includes the contribution from field emission and thermionic field emission [4] . The series impedance of the diode due to the un-depleted region of the EPI layer, SUB layer, and Ohmic contact are calculated based on the anode and Ohmic contact area, depletion width, thickness and the associated conductivity of both EPI and SUB layers. For the SUB layer, the impedance due to current spreading and skin effect are considered [5] . The influence of displacement current and charge carrier inertia effects [6] within the SUB layer are represented by using a frequency dependent conductivity. The electron mobility is also a function of doping level, device temperature, and electrical field [7] . In this work, the calculation of depletion layer, barrier height lowering, and hot-electrons noise implementation are emphasized.
II. FEATURES OF THE MODEL

A. Depletion width
The variation of the depletion width is crucial for circuit analysis, because the most important model properties such as nonlinear conductance, capacitance, and resistance are all dependent on the depletion width. With the knowledge of doping levels and bias voltage, an approximation of the depletion width can be calculated by
where N epi is doping level of the EPI layer, V j is the applied voltage on the diode junction, V T is the thermal voltage, and ε is the permittivity of GaAs material. V bi represents the built-in potential of the junction and is derived from the barrier height Ф B and the potential difference between Fermi level and bottom of the conduction band. Eq. 1 indicates that the depletion layer approaching zero when V j ＝V bi -V T, but there is always a physical thin layer remaining and can be characterized by the Debye length
where k B is Boltzmann's constant. When the diode is reversely biased, Eq. 1 remains valid until the punch through voltage V p is reached where the EPI layer is completely depleted. With the condition of w epi equal to the total thickness of the EPI layer T epi , the punch through voltage can be solved from Eq. 1 to be
When the applied reverse voltage is further increased, a very thin SUB layer will also be depleted. This depletion width can be calculated as 0 ,
The total depletion width of a Schottky diode is expressed as w tot =w epi +w sub . Depending on the applied junction voltage, tot w can be formulated as:
where P(V j ) is a higher order polynomial function which makes a smooth transition between w epi and L D for a large forward bias. V 0 =V bi -3V T and V m =V bi -V T is the lower and upper boundary of the transition region, respectively. With the knowledge of total depletion width and doping density of the EPI and SUB layers, the junction capacitance for each layer can be derived from Eq. 6 and Eq. 7, respectively:
where A is the anode area and Q SC is the space charge within the EPI and SUB layers. When the applied junction voltage V j is smaller than V p , the capacitances of C epi and C sub are connected in series. Fig. 2 shows a typical depletion width transition when the forward bias is approaching flat band. The higher order polynomial avoids singularity of the capacitance function and results in a better convergence for the circuit simulator. It indicates that the higher the doping, the more the barrier height is reduced.
C. Hot-electron noise
The noise sources within the Schottky diode are usually divided into three parts: 1) thermal noise from series resistance from the un-depleted EPI layer, SUB layer, and Ohmic contact; 2) shot noise from conduction current through the junction; 3) excessive noise from hotelectrons. The derivation of hot-electron noise arises from electron energy and momentum balance equations [8] . The steady state solution of the equivalent noise temperature is expressed as
where m * is the effective electron mass and E is the electrical field. τ s and τ d is the mean scattering and energy relaxation time for GaAs material, which are defined by By inserting the electrical field calculated from the diode current, doping level, and low field electron mobility, T e can be re-formulated as
It can be seen that the excessive noise arises from the term of K h I 2 , which has a ～I 2 relationship with the junction current. An effective value of 0.5～1 [ps] is considered for τ d in [8] , but the direct calculation based on Eq. 10 shows a much smaller value. The comparison of noise temperature based on assumed and calculated τ d is shown in Fig. 4 . The results in Fig. 4 indicate that the theoretical formulation has to be adjusted by an empirical parameter, which represents the impact of the technological process and its maturity. The comparison of I-V characteristics for an antiparallel diode pair is shown in Fig. 5 . The surface leakage for low forward bias region(< 0.4 [V]) is modeled by a parallel resistor with a value of 330 [MΩ] . As shown, there is a good agreement between the measurement and simulation result. Fig. 6 shows the junction capacitance versus voltage for the diode with an anode radius of 0.5 [μm] . The extracted capacitance data is not valid for larger bias points due to the short-circuited junction, and for reverse bias region the diode model predicts a 30% lower capacitance than the measurement, which might be due to a parasitic capacitance or originate from the extraction procedure where the pad to pad capacitance is deembedded. Therefore, an extra overlapping capacitance of 0.7 [fF] is added to the result from the physical based model in Fig. 6 . The simulated noise temperature at 1.5 GHz is compared with measurement results from the open literature [12] . τ d used in the calculation of hot-electron noise from Eq. 11 is increased by a factor of 20. In Fig. 7 , a Schottky diode with parameters of a=1. 5 [µm] , N epi =2e+22 [m -3 ], and barrier height of 0.99 [V] is used for comparison. It shows that the simulated noise temperature agrees well with the measurement.
V. CONCULSION
In this work, a physical based Schottky diode model is presented. It includes features of barrier height lowering, nonlinear resistance from the EPI layer, and hot electron noise. The I-V and C-V measurements of from fabricated Schottky diodes agree well with simulation results from the physical diode model. The predicted capacitance from 
